

Description

The μPD7228/28A controller/driver is a peripheral CMOS device designed to interface most microprocessors with a wide variety of dot-matrix LCDs. It can directly drive any multiplexed LCD organized as 8 rows by 50 columns or 16 rows by 42 columns.

The μPD7228/28A has a standby function to conserve power. It is equipped with an 8-bit serial interface, a 4-bit parallel interface, character generators, a 50 x 16 static RAM with full read/write capability, and an LCD timing controller, all of which reduce microprocessor system software requirements.

The μPD7228/28A operates with a single +5-volt power supply and is available in a space-saving 80-pin plastic QFP package.

Features

- LCD direct drive
- 8- or 16-line multiplexing drive possible with single-chip
 - 8-line multiplexing: 400 (50 x 8) dots
 - 16-line multiplexing: 672 (42 x 16) dots
- 8-line or 16-line multiplexing drive with n chip configuration
 - 8-line multiplexing: n x 400 (n x 50 x 8) dots
 - 16-line multiplexing: n x 800 (n x 50 x 16) dots
- RAM: 2 x 50 x 8 bits for display data storage
- Programmer designated dot (graphics) display
- 5 x 7 dot-matrix display by on-chip character generator
 - ASCII (alphanumerics, others): 96 characters
 - JIS (Japan Industrial Standard), Katakana and others: 64 characters.
- Cursor operating command
- 8-bit serial interface compatible with μPD7500, μCOM-87/87LC
- 4-bit parallel interface compatible with μPD7500, μCOM-84/84C
- Standby function
- CMOS technology
- Single +5-volt power supply
- Extended -40 to +85°C temperature range (μPD7228A)

Ordering Information


Part No.	Package
μPD7228G-12	80-pin plastic QFP
μPD7228AG-12 (Note 1)	80-pin plastic QFP

Notes:

- (1) μPD7228A version has extended temperature range and LCD voltage range.

Pin Configuration

80-Pin Plastic QFP



8

Pin Identification

Symbol	Function
C ₀ -C ₄₁	LCD column drive outputs
C ₄₂ -C ₄₉ /R ₁₅ -R ₈	LCD column/row drive outputs
R ₁₅ -R ₈ /R ₇ -R ₈	LCD row drive outputs
V _{LC1} -V _{LC5}	LCD power supply
NC	No connection
D ₀ /S ₁	Data bus 0/Serial input
D ₁ (P/ \overline{S})	Data bus 1 (Parallel/serial select)
D ₂ (CAE)	Data bus 2 (Chip address enable)
D ₃ /SO	Data bus 3/Serial output
SYNC	Synchronization signal Input/output
BUS \overline{Y}	Busy signal output
V _{DD}	Power supply
V _{SS}	Ground
STB/ \overline{SCK}	Strobe/Serial clock input
C/ \overline{D}	Command/data select input
CA ₀ , CA ₁	Chip address select inputs
\overline{CS}	Chip select input
RESET	Reset signal input
CLOCK	System clock input

PIN FUNCTIONS**D₀-D₃ (Data Bus)**

In parallel interface mode, D₀-D₃ are input/output pins for 4-bit parallel data. Data on these lines is read at the rising edge of STB. The 4 bits read on the first STB are loaded into the highest 4 bits of the serial/parallel register. The 4 bits read on the second STB are loaded into the lowest 4 bits of the register.

The contents of the serial/parallel register are output to these pins on the falling edge of STB. As in the above case, the high-order 4 bits correspond to the first STB, and the low-order 4 bits to the second STB.

In serial interface mode, D₀ is a serial data input pin and D₃ is a serial data output pin. D₁ selects serial or parallel interface mode (P/ \overline{S}), and D₂ is the chip address enable pin (CAE).

SI Serial Data-In (Input Common to D₀)

In serial interface mode, SI inputs serial data. Data on SI is loaded into the serial/parallel register at the rising edge of \overline{SCK} . The first data loaded is the most significant bit. To eliminate noise errors, SI uses the Schmitt-trigger input.

SO Serial Data-Out (Output Common to D₃)

In serial interface mode, SO is an output pin for serial data. The contents of the serial/parallel register are output to the SO pin, beginning with the most significant bit, on the falling edge of \overline{SCK} .

P/S Parallel/Serial Select (Input Common to D₁)

This pin sets parallel interface mode if it is high at the falling edge of RESET (at reset release). If it is low at the falling edge of RESET, it selects serial interface mode. The Schmitt-trigger prevents noise errors.

CAE Chip Address Enable (Input Common to D₂)

This pin is used only during serial interface mode; that is, when P/ \overline{S} is low at the falling edge of RESET. To enable chip addressing, the CAE line must be high at the falling edge of RESET. In parallel interface mode (when P/ \overline{S} is high at the falling edge of RESET), the chip addressing function is enabled regardless of the logic state of CAE at the falling edge of RESET. The Schmitt-trigger input prevents noise errors.

CA₀-CA₁ (Chip Address)

These input pins allow you to address the μPD7228/28A in a multichip configuration used for driving logic displays. During parallel interface mode, CA₀ and CA₁ are compared to chip address data sent from the CPU regardless of CAE status during a reset.

However, during serial interface mode, CA₀ and CA₁ are compared with chip address data from the CPU only when CAE enables chip addressing.

In multichip configurations, the device is selected if $\overline{CS} = 0$ and CA₀ and CA₁ match the chip address generated by the CPU. This address is the low 2 bits of the first 8-bit data input after $\overline{CS} = 0$.

In serial interface mode, if chip address selection is not used, connect CA₀ and CA₁ to ground.

 \overline{CS} (Chip Select)

\overline{CS} is an active-low chip select input pin. When you are not using the chip address selection function, the STB/ \overline{SCK} and C/ \overline{D} inputs are enabled if a low input is sent to \overline{CS} .

When you are using the chip address select function, if \overline{CS} is brought low and the chip address data matches CA₀-CA₁, then STB/ \overline{SCK} and C/ \overline{D} are enabled.

When \overline{CS} is made high, D₀-D₃ and BUS \overline{Y} are placed in a high-impedance state. The Schmitt-trigger input prevents noise errors.

$\overline{STB}/\overline{SCK}$ (Strobe/Serial Clock)

In parallel interface mode, this is the strobe signal input pin (\overline{STB}) for 4-bit parallel input and output data. In serial interface mode, this is the serial clock input pin (\overline{SCK}) for serial input and output data.

C/\overline{D} (Command/Data)

This pin specifies whether the parallel or serial input is a command or data. Bring C/\overline{D} high to input a command, and low to input data.

In parallel interface mode, the contents of C/\overline{D} are latched at the rising edge of the second \overline{STB} . Perform any changes to the C/\overline{D} input before the falling edge of the first \overline{STB} . When outputting data, hold C/\overline{D} low, whether serial or parallel.

In serial interface mode, the contents of C/\overline{D} are latched at the rising edge of the eighth \overline{SCK} .

The Schmitt-trigger input prevents noise errors.

\overline{BUSY} (Busy)

This pin outputs a busy signal to the CPU to warn that the μPD7228/28A is internally busy. When this signal is low, the CPU cannot read/write the μPD7228/28A.

In the parallel interface mode, \overline{BUSY} is forced low at the rising edge of the second \overline{STB} . In the serial interface mode, \overline{BUSY} is forced low at the rising edge of the eighth \overline{SCK} .

If a chip is deselected (\overline{CS} = high or chip address data does not match), the \overline{BUSY} pin is placed in the high-impedance state.

SYNC (Synchronous)

In a multichip configuration, the SYNC signal synchronizes the phases of the LCD drive ac signals (row/column signal) among all the μPD7228/28As within the frame period. It uses the row drive signal as a common signal.

If one chip is designated master, its SYNC pin is in output mode and the remaining chips are made slaves. Their SYNC pins are put in input mode. The SMM command selects input or output mode. The master chip outputs a SYNC pulse in the last cycle of each frame. The slave chip reads the SYNC pulse from its own SYNC input for synchronization with the master chip.

In a single-chip configuration, set the SYNC pin in the input or output mode. If you choose input mode, connect the SYNC pin to V_{SS} ; conversely, if you choose output mode, the SYNC pin must be open.

Figures 1 and 2 show the output timing for the SYNC pulse in 8- and 16-line multiplexing.

Figure 1. SYNC Signal in 8-Line Multiplexing





Figure 2. SYNC Signal in 16-Line Multiplexing



C₀-C₄₁ (Column)

These pins output the column drive signals for the LCD.

C₄₂-C₄₉/R₁₅-R₈ (Column/Row)

These pins are column drive outputs (C₄₂-C₄₉, 50 x 8 mode) or row drive outputs (R₁₅-R₈, 42 x 16 mode), according to the SMM command.

R₁₅-R₈/R₇-R₀ (Row)

These pins are row drive outputs for rows R₁₅-R₈ or R₇-R₀, according to the SMM command.

V_{LC1}-V_{LC5} (LCD Drive Voltage Supply)

These are reference voltage input pins for determining the voltage level of the LCD column/row drive signals.

CLOCK (Clock)

This is the external clock input pin.

RESET (Reset)

This is the active-high reset signal input pin. It has priority over all operations. You can also use it to release standby mode and begin low power data retention.

V_{DD} (Power Supply)

This is a positive power supply pin.

V_{SS} (Ground)


This is ground (GND).

COMMANDS FOR μPD7228/28A


The μPD7228/28A has 16 types of commands, each command consisting of one byte (8 bits).

Figure 3 shows the character codes and display patterns.

Figure 3. Character Codes and Display Patterns



Block Diagram



83-002907B

Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$

Supply voltage, V_{DD}	-0.3 V to +7 V
Input voltage, V_I	-0.3 V to $V_{DD} + 0.3$ V
Output voltage, V_O	-0.3 V to $V_{DD} + 0.3$ V
LCD operating voltage, V_{LCD} (7228A)	12.5 V
Operating temperature, T_{OPT}	
7228	-10 to +70°C
7228A	-40 to +85°C
Storage temperature, T_{STG}	-65 to +85°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Capacitance

$T_A = 25^\circ\text{C}$; $V_{DD} = 0$ V; $f = 1$ MHz

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input capacitance	C_I			10	pF	Return unmeasured pins to 0 V.
Output capacitance	C_O			25	pF	
I/O capacitance	C_{IO}			15	pF	

DC Characteristics

$T_A = -10$ to $+70^\circ\text{C}$ $V_{DD} = +5\text{ V} \pm 10\%$ (μPD7228); $T_A = -40$ to $+85^\circ\text{C}$; $V_{DD} = +5\text{ V} \pm 10\%$ ($\mu\text{PD7228A}$)

Parameter	Symbol	μPD7228			μPD7228A			Unit	Conditions
		Min	Typ	Max	Min	Typ	Max		
Input voltage, high	V_{IH1}	$0.7 V_{DD}$		V_{DD}	$0.7 V_{DD}$		V_{DD}	V	Except $\overline{\text{SCK}}$
	V_{IH2}	$0.8 V_{DD}$		V_{DD}	$0.8 V_{DD}$		V_{DD}	V	$\overline{\text{SCK}}$
Input voltage, low	V_{IL}	0		$0.3 V_{DD}$	0		$0.3 V_{DD}$	V	
Output voltage, high	V_{OH1}	$V_{DD} - 0.5$			$V_{DD} - 0.5$			V	$\overline{\text{BUSY}}$, D_0 - D_3 ; $I_{OH} = -400\ \mu\text{A}$
	V_{OH2}	$V_{DD} - 0.5$			$V_{DD} - 0.5$			V	SYNC; $I_{OH} = -100\ \mu\text{A}$
Output voltage, low	V_{OL1}		0.45			0.5		V	$\overline{\text{BUSY}}$, D_0 - D_3 ; $I_{OL} = 1.7\ \text{mA}$
	V_{OL2}		0.45			0.5		V	SYNC; $I_{OL} = 100\ \mu\text{A}$
Input leakage current, high	I_{LIH}			10			10	μA	$V_I = V_{DD}$
Input leakage current, low	I_{LIL}			-10			-10	μA	$V_I = 0\ \text{V}$
Output leakage current, high	I_{LOH}			10			10	μA	$V_O = V_{DD}$
Output leakage current, low	I_{LOL}			-10			-10	μA	$V_I = 0\ \text{V}$
LCD operating voltage	V_{LCD}	3.0		V_{DD}	V_{DD}		12.5	V	
Row output impedance	R_{ROW}		4	8		6	16	k Ω	
Row/column output impedance	$R_{ROW/COL}$		5	10		7.5	20	k Ω	
Column output impedance	R_{COL}		10	15		15	30	k Ω	
Supply current	I_{DD1}		200	400		250	600	μA	Operating mode; $f_C = 400\ \text{kHz}$
	I_{DD2}			20			25	μA	Stop mode; $\text{CLK} = 0\ \text{V}$

AC Characteristics

$T_A = -10$ to $+70^\circ\text{C}$; $V_{DD} = +5\text{ V} \pm 10\%$ (μPD7228); $T_A = -40$ to $+85^\circ\text{C}$; $V_{DD} = +5\text{ V} \pm 10\%$ ($\mu\text{PD7228A}$)


Parameter	Symbol	μPD7228			μPD7228A			Unit	Conditions
		Min	Typ	Max	Min	Typ	Max		
Common Operation									
Clock frequency	f_C	100		1100	100		1100	kHz	
Clock pulse width, high	t_{WHC}	350			350			ns	
Clock pulse width, low	t_{WLC}	350			350			ns	
RESET pulse width, high	t_{HRS}	4			4			μs	
$\overline{\text{BUSY}}$ delay time from $\overline{\text{CS}} \downarrow$	t_{DCSB}			2			3	μs	$C_L = 50\ \text{pF}$
$\overline{\text{CS}} \uparrow$ delay time to $\overline{\text{BUSY}}$ floating	t_{DCSBF}			4			5	μs	$C_L = 50\ \text{pF}$
$\overline{\text{CS}}$ high-level time	t_{WHCS}	4			4			μs	
SYNC load capacitance	C_{LSY}			100			100	pF	
Data setup time to RESET \downarrow	t_{SDR}	0			0			μs	
Data hold time from RESET \downarrow	t_{HRD}	4			5			μs	
Serial Interface Operation									
$\overline{\text{SCK}}$ cycle	t_{CYK}	0.9			0.9			μs	
$\overline{\text{SCK}}$ pulse width, high	t_{WHK}	400			400			ns	
$\overline{\text{SCK}}$ pulse width, low	t_{WLK}	400			400			ns	
$\overline{\text{SCK}}$ hold time from $\overline{\text{BUSY}} \uparrow$	t_{HBK}	0			0			ns	
SI setup time to $\overline{\text{SCK}} \uparrow$	t_{SIK}	100			120			ns	

AC Characteristics (cont)


Parameter	Symbol	μPD7228			μPD7228A			Unit	Conditions
		Min	Typ	Max	Min	Typ	Max		
SI hold time from $\overline{SCK} \uparrow$	t_{HKI}	250			270			ns	
SO delay time from $\overline{SCK} \downarrow$	t_{DKO}			320			350	ns	$C_L = 50 \text{ pF}$
\overline{BUSY} delay time from eighth $\overline{SCK} \uparrow$	t_{DKB}			3			4	μs	
\overline{BUSY} low-level time	t_{WLB}	18		64	18		64	1/ f_C	
C/\overline{D} setup time to first $\overline{SCK} \downarrow$	t_{SDK}	0			0			μs	
C/\overline{D} hold time from eighth $\overline{SCK} \uparrow$	t_{HKD}	2			3			μs	
\overline{CS} hold time from eighth $\overline{SCK} \uparrow$	t_{HKCS}	2			5			μs	
Parallel Interface Operation									
Input command setup time to $\overline{STB} \downarrow$	t_A	100			120			ns	$C_L = 80 \text{ pF}$
Input command hold time from $\overline{STB} \downarrow$	t_B	90			110			ns	$C_L = 20 \text{ pF}$
Input data setup time to $\overline{STB} \uparrow$	t_C	230			250			ns	$C_L = 80 \text{ pF}$
Input data hold time from $\overline{STB} \uparrow$	t_D	50			70			ns	$C_L = 20 \text{ pF}$
Output data delay time	t_{ACC}	90		650	90		750	ns	$C_L = 80 \text{ pF}$
Output data hold time	t_H	0		150	0		150	ns	$C_L = 20 \text{ pF}$
\overline{STB} pulse width low	t_{SL}	700			700			ns	
\overline{STB} high-level time	t_{SH}	1			1			μs	
\overline{STB} hold time from $\overline{BUSY} \uparrow$	t_{HBS}	0			0			μs	
\overline{BUSY} delay time from second $\overline{STB} \uparrow$	t_{DSB}			3			4	μs	
C/\overline{D} setup time to first $\overline{STB} \downarrow$	t_{SDS}	0			0			μs	
C/\overline{D} hold time from second $\overline{STB} \uparrow$	t_{HSD}	2			3			μs	
\overline{CS} hold time from second $\overline{STB} \uparrow$	t_{HSCS}	2			3			μs	

Timing Waveforms


AC Timing Test Points




Clock Waveform




Reset Signal




Interface



Serial Interface



Parallel Interface



83-00291B

Command Summary

Mnemonic	Operation	Instruction Code								Hex Code
SFF	Set frame frequency	0	0	0	1	0	F ₂	F ₁	F ₀	10H-14H
SMM	Set multiplexing mode	0	0	0	1	1	M ₂	M ₁	M ₀	18H-1FH
DISP OFF	Display off	0	0	0	0	1	0	0	0	08H
DISP ON	Display on	0	0	0	0	1	0	0	1	09H
LDPI	Load data pointer with immediate	1	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	80H-B1H, C0H-F1H
SRM	Set read mode	0	1	1	0	0	0	I ₁	I ₀	60H-63H
SWM	Set write mode	0	1	1	0	0	1	I ₁	I ₀	64H-67H
SORM	Set OR mode	0	1	1	0	1	0	I ₁	I ₀	68H-6BH
SANDM	Set AND mode	0	1	1	0	1	1	I ₁	I ₀	6CH-6FH
SCML	Set character mode with left entry	0	1	1	1	0	0	0	1	71H
SCMR	Set character mode with right entry	0	1	1	1	0	0	1	0	72H
BRESET	Bit reset	0	0	1	B ₂	B ₁	B ₀	J ₁	J ₀	20H-3FH
BSET	Bit set	0	1	0	B ₂	B ₁	B ₀	J ₁	J ₀	40H-5FH
CLCURS	Clear cursor	0	1	1	1	1	1	0	0	7CH
WRCURS	Write cursor	0	1	1	1	1	1	0	1	7DH
STOP	Set stop mode	0	0	0	0	0	0	0	1	01H

- B₂-B₀ Specifies a data memory bit
- D₆-D₀ Immediate data
- F₂-F₀ Specifies frame frequency as a submultiple of clock frequency
- I₁-I₀ Specifies modification of data pointer contents after byte data is processed
- J₁-J₀ Specifies modification of data pointer contents after bit is set or reset
- M₂-M₀ Specifies data memory bank, number of rows, functions of row/column drivers, and SYNC pin mode